deposition (PLD), and radiofrequency sputtering. [2, [11] [12] [13] Nevertheless, solutionprocessing of MO precursors holds significant promise for lower cost production and compatibility with flexible substrates. [2, 9, 14, 15] In this regard, indium oxide (In 2 O 3 ) is one of the most investigated solution-processed oxide semiconductors, [7, [16] [17] [18] [19] [20] [21] however, the carrier density of pristine In 2 O 3 is difficult to control and In 2 O 3 films are usually polycrystalline, limiting their performance uniformity over large areas as well as mechanical flexibility. [22] To address both of these issues, metals such as Zn and/or Ga are added to In 2 O 3 , enabling the growth of amorphous MO thin films with enhanced electronic properties and ultimately affording far more stable TFT characteristics. [22] [23] [24] [25] [26] Recently, we reported a new strategy for high performance, near-zero threshold voltage (V Th ), bias stress-stable, and amorphous In 2 O 3 films and TFTs by simply doping the In 2 O 3 with an electrically insulating polymer such as poly(4-vinylphenol) (PVP) or polyethylenimine (PEI) to afford amorphous MO:polymer blend semiconducting nanocomposites. [2, 17, 22] The attraction of electron-rich PEI versus PVP is that the TFT 
electron mobility of In 2 O 3 :PEI blends can be, for an optimal PEI content of ≈1.5 wt%, even greater than that of pristine In 2 O 3 -based TFTs. [17] Additionally, PEI interfacial layers have been shown to serve as "universal" agents to lower electrode work functions (WFs) of several electrode materials. [27] This result, combined with recent studies [28] demonstrating the generality of PEI doping to enhance MO TFT mobilities beyond In 2 O 3 and to lower the WFs, set the stage for the present communication. [28] A notably successful strategy to enhance TFT performance, including MO-and organic-based TFTs, utilizes semiconducting channel heterojunctions. [29, 30] Here, the Fermi energy alignment between two semiconductors in contact leads to band bending at the semiconductor heterojunction, thereby forming a two-dimensional electron gas (2DEG) at this interface. [29, [31] [32] [33] [34] [35] To date, 2DEG MO transistors have been fabricated using pristine/metal-doped In 2 O 3 and ZnO heterojunctions, [35, 36] with ZnO/ZnMgO and In 2 O 3 /ZnO being the most investigated. [34, 35, 37] For example, Cheng et al. fabricated Mg x Zn 1−x O/ ZnO heterostructures by sputtering [34] and these exhibit a higher field-effect mobility (μ ≈84.2 cm 2 V −1 s −1 ) than ZnO-only TFTs (μ ≈1.5 cm 2 V −1 s −1 ). [34] Recently, Anthopoulos and coworkers [29] reported growing low-dimensional MO heterostructures consisting of solution-processed pristine In 2 O 3 and ZnO layers in which μ increases from <1 cm 2 V −1 s −1 for ZnO and ≈15 cm 2 V −1 s −1 for In 2 O 3 , to ≈45 cm 2 V −1 s −1 for In 2 O 3 /ZnO heterojunction TFTs. These pioneering studies show that MO heterojunctions having different WFs/Fermi energies can yield 2DEG-enhanced device properties. Inspired by these results and considering the properties of the aforementioned PEI:MO blends, [17, 28] an intriguing question arises as to whether PEI doping might tune the In 2 O 3 WF to achieve a 2DEG with pristine In 2 O 3 for high-performance TFTs. Furthermore, one could then ask about the role of PEI in tuning performance parameters, and whether such devices are stable under standard operating conditions. Note that fabrication of PEI-doped MOs is based on aqueous formulations, which should be environmentally benign and have minimum waste. [16] Here, we report the first demonstration of MO homojunction formation where WF tuning is achieved by doping with an electrically insulating polymer. By carefully designing the TFT channel architecture and varying the PEI concentration in the In 2 Before TFT fabrication, we first evaluated the PEI influence on the In 2 O 3 electronic structure. Thus, ultraviolet photoemission spectroscopy (UPS) was performed to measure the WF of the In 2 O 3 films (≈8 nm thick) as a function of the PEI content (Figure 1) . Briefly, the x weight % PEI-doped In 2 O 3 blends, indicated here as In 2 O 3 :x% PEI; x = 0.0-4.0, were fabricated by spin-coating aqueous PEI-In 2 O 3 precursor solutions onto ITO/glass substrates. Next, the spin-coated films were annealed at 250 °C for 20 min, and the whole process of spin-coating and annealing repeated one more time for a total film thickness of ≈8 nm. As shown in Figure 1a , the WFs of the In 2 O 3 :x%PEI films strongly depend on the PEI content and shift from 4.00 eV for pristine In 2 O 3 to 3.89 eV for 0.5 wt% PEI to as low as 3.62 eV for 4 wt% PEI. This substantial WF shift, approaching 0.4 eV, is attributed to the electron-doping ability of PEI. [17, 27] Next, homojunction TFTs based on two layers of In 2 O 3 with varying PEI contents were fabricated. Figure 2 shows the device structures, indicated here as TFT-n (n = 1-4), where the Si/SiO 2 (300 nm) substrate acts as the gate electrode/gate insulator, a bilayer In 2 O 3 -based film acts as the semiconducting layer, and thermally evaporated Al lines (40 nm thick) act as the sourcedrain electrodes (see Supporting Information for details). The first MO layer (In 2 O 3 precursor or PEI-doped In 2 O 3 precursor) was spin-coated on the substrate at 3000 rpm for 30 s and then annealed for 20 min at 250 °C in ambient conditions (relative humidity ≈30%). Then, a second layer was deposited by the same procedure. The thicknesses of both pristine In 2 O 3 and In 2 O 3 : x% PEI layers are ≈4 nm, so that the total semiconductor channel thickness is ≈8 nm. The channel width and length for all devices are 1000 and 100 μm, respectively. These bilayer In 2 O 3 -based devices allow assessing the impact of the PEI doping level and compositional position of the layers on the homojunction charge transport characteristics.
As shown in Figures 2b, and S1-S3 in the Supporting Information, all TFT-n structures exhibit a low off-current (I off ) of 10 −8 -10 −10 A and an on/off current ratio (I on /I off ) of >10 5 -10 6 , which are reasonable considering that the semiconductor is unpatterned. Interestingly, the on-current of TFTs-2-4 (I on , measured at V DS = V GS = +80 V) follows a different trend with respect to PEI content versus that of TFT-1 where I on first increases for PEI contents of 0.5-1 wt% and then decreases at greater PEI concentrations (1.5-4 wt%). Moreover, the variation of I on also strongly depends on the device structure. Specifically, TFT metrics including field-effect electron mobility (μ e ) and threshold voltage (V Th ) were extracted from the saturation region using conventional MOSFET equations; data are summarized in Table 1 www.advmat.de www.advancedsciencenews.com +5.2 to +10.2 V as the PEI content increases from 0.5 to 4 wt%, in accordance with previous data for In 2 O 3 :PEI-only TFTs. [17] For TFT-3 and TFT-4, recall that one layer is pristine In 2 O 3 and the other is In 2 O 3 :x wt% PEI (x = 0.5, 1, 1.5, 2, 4). As shown in Figure 2 and Table 1 , for the TFT-3 devices μ e first increases from 4.16 cm 2 V −1 s −1 (0 wt% PEI) to 6.29 cm 2 V −1 s −1 (0.5 wt % PEI) then falls to 5.50 cm 2 V −1 s −1 (1 wt % PEI), 5.22 cm 2 V −1 s −1 (1.5 wt% PEI), 4.42 cm 2 V −1 s −1 (2 wt% PEI), and 3.64 cm 2 V −1 s −1 (4 wt% PEI). For these devices V Th remains in a narrow range (+7 to +8 V) except increasing markedly to ≈+16 V for the largest PEI content of 4 wt%. Clearly, the mobility of TFT-3 is either similar or higher than those of both TFT-1 and TFT-2. For the TFT-4 device series, having the x wt% PEI-doped In 2 O 3 as a top layer and the pristine In 2 O 3 as bottom layer, μ e reaches 6.51 cm 2 V −1 s −1 for 0.5 wt% PEI and further increases to a remarkable value of 10.05 cm 2 V −1 s −1 for 1 wt% PEI. For higher PEI concentrations, μ e gradually declines to 9.21 cm 2 V −1 s −1 , 6.87 cm 2 V −1 s −1 , and 6.59 cm 2 V −1 s −1 for 1.5 wt%, 2 wt%, and 4 wt% PEI content, respectively. For these devices V Th minimizes at ≈+3 V for the device having the greatest mobility (1 wt% PEI) and, consistent with the other TFT-n devices, increases greatly (≈+15 V) for the largest PEI content. Interestingly, the TFT-4 electron mobilities are the highest of the TFT-n structures (Table 1) . We attribute this significant mobility enhancement to the homojunction structure forming a 2DEG at the semiconductor-semiconductor interface due to the Fermi level alignment. [35] This is consistent with the negative V Th shift, high μ e , and higher I off s for the optimized TFT-4 devices, characteristics similar to other oxide-oxide heterojunction/homojunction TFTs. [29, 32] Note, in conventional TFTs such as TFT-1 and TFT-2 ( Figure 2 ), carrier density modulation by V GS occurs via typical fieldeffect and the channel is formed in the semiconductor layer near the dielectric surface. For TFT-4, also for V GS = 0 V, charge carriers (electrons) accumulate in the high WF region of the homojunction near the interface between the In 2 O 3 and the In 2 O 3 :PEI layers, thus in the In 2 O 3 layer. Since both MO layers are ≈4 nm thick, this carrier density must be located at ≈3-4 nm away from the dielectric surface. Thus, application of a V GS > 0 V will accumulate additional carriers which, depending on the V GS strength, can spatially overlap with the 2DEG layer since it is known that the gate field can tune the carrier concentrations in the TFT channel region up to 10 nm. [38] Application of a V GS < 0 V can shut down the channel by an identical mechanism. A similar phenomenon has been reported for other 2DEG TFTs. [32, 39] We also investigated TFF-n bias stress stability by subjecting devices to a constant V GS bias of +20 V for 1200 s in ambient conditions, without encapsulation. As shown in Figure S5 in the Supporting Information, compared to TFT-1 and TFT-2-based devices where V Th shifts by 12.1 and 12.4 V, respectively, TFT-3, and particularly TFT-4 exhibit more stable V Th (V Th shift = 11.4 and 7.1 V, respectively) and more stable mobility characteristics.
Next, variable-temperature I-V measurements were carried out to further probe the electron transport mechanism in these homojunction devices (Figures 3; and S6 , Supporting Information). Specifically, we compare control device TFT-1 to homojunction devices TFT-3 and TFT-4. For these measurements, TFTs were photolithographically patterned (see Experimental Section). Figure 3a shows representative transfer characteristics of TFT-4 (1 wt% and 4 wt% PEI) and TFT-1 measured at V DS = 80 V over 290-50 K. Overall, TFT-1 shows a larger fall in conductivity at all V GS values with falling temperature versus TFT-4. Furthermore, TFT-4 with 4 wt% PEI shows a smaller decrease in the conductivity compared to TFT-4 with 1 wt% PEI. Figure 3b shows Arrhenius plots of saturation mobility over 50-290 K for the TFT-1, TFT-3 (1 wt% and 4 wt% PEI), and TFT-4 (1 wt% and 4 wt% PEI) devices. Overall, the mobility of TFT-1 falls more rapidly than that of TFT-4 with falling temperature, and the TFT-1 device clearly exhibits thermally-activated behavior ( Figure S6b , Supporting Information); a typical characteristic of traplimited conduction (TLC) in MOTFTs. [29, 40] Transistors based on TFT-3 with 4 wt% PEI also show similar thermally activated transport behavior at all temperatures ( Figure S6b , Supporting Information) likely due to the rougher interface (vide infra). However, TFT-4 (1 or 4 wt% PEI) and TFT-3 (1 wt% PEI) show far weaker temperature dependence, with μ e saturating at ≈4 cm 4 Vs −1 at low temperatures, consistent with percolation conduction (PC; Figure S6b , Supporting Information). [41, 42] This trend is similar to that of previously reported In 2 O 3 /ZnO heterojunction devices. [40] Thus, charge conduction in TFT-3 www.advmat.de www.advancedsciencenews.com with 1 wt% optimized PEI doping or TFT-4 occurs via formation of a 2DEG at the interface between the intrinsic and doped In 2 O 3 layers. The physical distance between this plane of a high carrier density and the gate dielectric surface is expected to suppress both long-range Coulomb scattering by trapped charges and short-range scattering from dielectric surface topological imperfections and chemical defects. The term 2DEG is used here since charge conduction in these homojunctions is still ideal as seen in phonon-limited ZnMgO/ZnO heterojunctions grown by molecular beam epitaxy (MBE) [43, 44] and in the temperature-independent regime as seen in sputtered ZnMgO/ZnO heterojunctions. [45] Further optimization of film solution-processing and dopant chemistry would likely improve the performance further.
Two additional experiments were performed to test the model of a homojunction 2DEG as the origin of enhanced TFT performance. Figure S7 in the Supporting Information, the WFs of the TFT-3 and TFT-4 channels with x% PEI = 4 wt% are 3.96 and 3.61 eV, respectively, thus, close to those of TFT-1 (4.00 eV) and TFT-2 (3.62 eV), respectively, indicating that the WFs remain unchanged relatively distant from the interface. Additionally, since variation of contact resistance can affect TFT performance by varying charge injection parameters, [46] we measured the contact resistance (R c ) for TFT-1 (pristine In 2 O 3 ) and all the other TFT-n with the largest PEI content of 4 wt% and found that R c remains in a narrow range in all cases (4-6 kΩ, Figure S8 , Supporting Information). Thus, the mobility variations cannot be ascribed to variations in charge injection characteristics by PEI changing the source/drain electrode WFs.
Next, MO film composition, morphology, and microstructure were analyzed. X-ray photoelectron spectroscopy (XPS) measurements assessed how PEI influences the chemical properties and stoichiometry of these bilayer films. The O1s spectra of all the films show a similar peak evolution, and both the PEI-doped In 2 O 3 and pristine In 2 O 3 films show a similar M-O-M content of 74-75% ( Figures S9-S12 , Supporting Information), in agreement with previous In 2 O 3 :PEI results. [17] Grazing incidence X-ray diffraction (GIXRD) measurements were also carried out to examine the impact of PEI doping on the bilayer film microstructure. From Figure 4a , the pristine In 2 O 3 films in TFT-1 are polycrystalline exhibiting a sharp, strong (222) reflection at 2θ = 31.1° with a degree of crystallinity (χ c ) of 23.2%. Note that the broad high intensity peak located at 2θ = 21° is attributed to the bottom ≈300 nm SiO 2 on Si substrate. Upon PEI doping of both layers (TFT-2), all scans reveal the presence of a broad reflection at 2θ = 30°-35°, assigned to the amorphous phase. These results are in accordance with previous findings that PEI doping strongly frustrates In 2 O 3 crystallization. [17] The degree of crystallinity χ c of all films were also extracted following the methodology in previous work (Figure 4b ). [17] Interestingly, for the semiconductor bilayers of the TFT-3 series, where the top layer is pristine In 2 O 3 , the degree of crystallinity χ c decreases (χ c = 23.2% → 12.7% → 5.3% → 2.5%) as the bottom layer PEI content increases (x wt% PEI = 0 wt% → 0.5 wt% → 1 wt% → 1.5 wt%). For PEI contents greater than 2 wt%, the films are amorphous. Interestingly, compared to TFT-3 (Figures 4a,b; and S13, Supporting Information), TFT-4 devices having the same PEI content are all amorphous except for that having the minimum PEI content (0.5 wt%), which exhibits χ c of only 3.7%. Thus, placing the In 2 O 3 :PEI layer uppermost on the bilayer is more effective at promoting amorphous bilayer films. Irregardless, TFT-2, TFT-3, and TFT-4 exhibit lower crystallinity than TFT-1, thus favoring mobility due to the absence of carrier-scattering grain boundaries. [8] Thus, the GIXRD data are consistent with the TFT metrics.
The film surface topology of the MO bilayers was also assessed by atomic force microscopy (AFM), and representative images are shown in Figures 4 , and S14-S19 in the Supporting Information. Pristine bilayer In 2 O 3 films in TFT-1 are smooth with an RMS roughness (σ rms ) of 0.34 nm. The TFT-2 semiconductor films all exhibit σ rms values of 0.31-0.41 nm, similar to pristine In 2 O 3 . Interestingly, the bilayer films corresponding to TFT-3 are considerably rougher (σ rms = 0.48-0.63 nm) and TFT-4 is smoother (σ rms = 0.21-0.27 nm) than both TFT-1 and TFT-2. Note, the maximum height features are over 4 nm high in TFT-3 ( Figure S17 , Supporting Information). [47, 48] Since surface roughness should track roughness at the homojunction in these ultrathin films, the poor morphology of TFT-3 devices likely accounts for the lower performance versus the TFT-4 series (see Table 1 ).
X-ray reflectivity (XRR) measurements were next conducted to extract the electron density depth profiles of the semiconducting channel layers, thicknesses of the different layers, and the Table  S1 , Supporting Information). From Figure S20b in the Supporting Information, the TFT-2 upper layer has lower electron density than the bottom layer. In TFT-3, the interface between the two layers is not well-defined, but instead shows increased electron density in the vertical direction, indicating that the upper layer has a higher electron density than the bottom layer.
In contrast, for the TFT-4 channel, greater electron density is found at the homojunction interface that increases with increasing PEI concentration, which is completely different from the other films. Note, for TFT-4, the greater electron density is found for a PEI content of 4% while maximum transport is measured for the 1% PEI blend, however, we previously reported for these MO blends that larger electron density does not always translate into higher mobilities since excessive PEI can also disrupt film microstructure and increase trap density. [17] The film thicknesses of the MO films slightly increase after PEI doping from 8.2 nm (TFT-1) to 8.7-9.8 nm (TFT-2, TFT-3, and TFT-4). Surface roughness σ rms values were also extracted from the XRR results (Table S1 , Supporting Information). The σ rms s of TFT-1, TFT-2, and TFT-3 are ≈0.42, ≈0.50-0.55, and ≈0.52-0.71 nm, respectively. Interestingly, the RMS roughness of the TFT-4 series (σ rms = 0.43-0.47 nm) is lower and close to that of TFT-1. Overall, these XRR data are consistent with the RMS roughness from the AFM analysis.
Finally, cross-sectional TEM was performed to examine the homojunctions in TFT-3 and TFT-4. Note, the PEI doping concentration here is 4%. As shown in Figure 5a , the two In 2 O 3 layers are difficult to distinguish in the TFT-3 channel film, although the channel in proximity to the SiO 2 layer exhibits a lighter contrast, thus reduced density, than the upper layer. For the TFT-4 channel, two distinct In 2 O 3 /In 2 O 3 :4% PEI layers and the presence of a clear interface are readily identified. Furthermore, the layer in contact with the SiO 2 is darker, thus denser that the upper layer. These images are consistent with the XRR reflectivity data electron density profile and corroborate the superior TFT-4 device performance.
Furthermore, to demonstrate high-performance TFTs using these polymer-doping-induced homojunction devices, a high-quality ZrO 2 film was also employed as the gate dielectric ( Figure S21 , Supporting Information). [49] It is known that high-k dielectrics can greatly enhance the mobility of inorganic TFTs. [50] [51] [52] [53] The device fabrication process details can be found in the Experimental Section and representative transfer characteristics are shown in Figure 5b . All of the present In 2 O 3 devices with ZrO 2 as the dielectric layer (Table S2 , Supporting Information) exhibit much higher μ e values than those using SiO 2 . Most importantly, the homojunction devices based on the TFT-4 architecture with 1% of PEI doping show a high average μ e of 24.78 cm 2 V −1 s −1 (μ e,max = 30.91 cm 2 V −1 s −1 ), which is ≈2× higher than the control TFT-1 device (μ e /μ e,max = 14.44/18.1 3 cm 2 V −1 s −1 ). These results indicate that combining MO polymer doping with a high-k dielectric is an effective strategy to realize high-performance homojunction TFTs. 2 O were dissolved in deionizedwater to achieve a 0.1 m In concentration. Then, 20 mg mL −1 of the PEI stock solution was prepared by dissolving the PEI in the di-water. These solutions were stirred for at least 6 h under ambient conditions. The PEI weight concentration (In 2 O 3 :x% PEI; x = 0.5, 1, 1.5, 2, and 4 wt %) was controlled by adding the polymer solution to the MO precursor solution. After addition, the precursor solutions were stirred for 8 h before use. For ZrO 2 dielectric layer, appropriate amounts of ZrCl 4 was dissolved in 2 mL 2-methoxyethanol with 120 μL HNO 3 at a concentration of 0.2 m, and the solution was stirred more than 6 h before use.
Thin-Film Fabrication and Electrical Characterization: All solutions were filtered through 0.2 μm PFET syringe filters prior to device fabrication. Highly doped (n ++ ) silicon and 300 nm thick thermally grown SiO 2 (WRS Materials) were used as gate electrode and gate dielectric layer, respectively. The substrates were first cleaned by ultrasonication in acetone and isopropyl alcohol and then subjected to an O 2 plasma for 20 min. For ZrO 2 dielectric layers, the ZrO 2 precursor solution was filtered through a 0.2 μm poly(tetrafluoroethylene) (PTFE) filter and spin-coated on a n ++ Si wafer at 3000 rpm for 30 s. The substrate was then annealed at 300 °C for 10 min. This spin-coating and annealing process was repeated four times. Then, the dielectric film was annealed at 500 °C for 1 h. The ZrO 2 film thickness is 64 nm and the areal capacitance on Si substrates having a ≈2 nm thick native oxide layer is 300 nF cm −2 (k = 21.4). Before the spin-coating of In 2 O 3 on ZrO 2 , the dielectric surface was treated with an oxygen plasma for 5 min. For all devices, the first MO layer (In 2 O 3 precursors or PEI-doped In 2 O 3 ) was spin-coated on substrates at 3000 rpm for 30 s and subsequently annealed for 20 min at 250 °C (relative humidity ≈30%) from either the pristine In 2 O 3 precursor or PEI-doped In 2 O 3 precursor solution. The second layer was then formed by repeating the process to obtain the desired device structure and film thickness. To complete the TFT, Al source and drain (S/D) electrodes (thickness = 40 nm) were deposited by thermal evaporation through metal shadow masks. The channel width and length for all devices were 1000 and 100 μm, respectively. TFT characterization was performed under ambient conditions using an Agilent B1500A semiconductor parameter analyzer.
For variable temperature transport studies, TFTs were fabricated by photolithography and the semiconductor layers were etched into well-defined channels. Semiconductor layer patterning was achieved by spin-coating one layer of S1813 photoresist (5000 rpm for 30 s, 1.2 μm) on the surface, which was thermally annealed at 115 °C for 1 min, and then exposed to UV light (Inpro Tech., F300S) for 2 s through a photo mask. Next, the S1813 film was removed by soaking in MF319 for 30 s, and the films were cleaned with water and dried with an N 2 flow. The exposed oxide films were next removed in aqueous oxalic acid (10% w/v) for 30 s, and rinsed with water. The remaining S1813 film was then removed with acetone. Finally, the samples were further thermally annealed at 250 °C for 5 min to remove any residual solvent. Al S/D electrodes (thickness = 40 nm) were deposited by thermal evaporation through metal shadow masks. The channel width and length for all devices were 1500 and 150 μm, respectively. Temperature-dependent experiments were carried out under high vacuum (≈10 −6 Torr) at temperatures ranging from 50 to 290 K using a cryogenic probe station (LakeShore CRX 4K) connected to Keithley 2400 source-meters that were controlled via home-made LabVIEW programs.
The carrier mobility (μ) was evaluated in the saturation region with the conventional metal-oxide-semiconductor field-effect transistor model as follows: [8] 
where I DS is the drain-source current, C i is the dielectric capacitance per unit area (the C i of 300 nm SiO 2 is 11 nF cm −2 ), W and L are the channel width and length, respectively, V GS is the gate-source voltage, and V Th is the threshold voltage.
Characterization: The AFM images were recorded on a Bruker Dimensional Icon system in the tapping mode. GIXRD and XRR measurements were acquired with a Rigaku SmartLab diffraction workstation using Cu Kα (1.54 Å) radiation. UPS and XPS were performed on a Thermo Scientific ESCALAB 250 Xi spectrometer. Note, the film surfaces were etched about 2 nm before collecting the spectra. Cross-sectional TEM measurements were performed using a JEOL ARM 300F instrument, with samples prepared on Si/SiOx using fast ion bombardment (FIB) techniques (FEI Helios NanoLab 600). A thin Au layer was deposited on the sample surface to protect from damage during the FIB processing.
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